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1. Introduction 
Systolic array structures have been proposed 
as a cost effective means of achieving high per- 
formance computing for a wide range of compute 
bound applications such as real-time signal and 
image processing and matrix computations 16571. 
Fault tolerance is an important issue in these 
architectures to ensure the correctness of compu- 
tations. Time redundancy techniques for fault 
detection and correction in systolic arrays are not 
desirable due to real-time constraints. Thus, 
hardware redundancy would be the most efficient 
alternative for fault tolerance. Careful analysis of 
some bidirectional systolic algorithms reveals the 
fact that a substantial number of PE’s remain idle 
to provide correct timing and sequencing of data 
operands. This feature has been used to perform 
computations in duplicate for error detection in 
[4] for linear arrays and in [3] for hexagonal 
arrays, In this paper, a concurrent error detecting 
systolic design and algorithm will be presented 
for band matrix multiplication on a hexagonal 
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systolic array, that uses fewer comparators than 
Choi’s design [3]. An error correcting design is 
also presented that performs computations in 
triplicate by utilizing the property that in any row 
or column of the systolic array, out of every three 
consecutive PE’s, only one is active at any given 
time. 
Band matrix multiplication represents the in- 
ner loop of many real-time compute bound tasks 
[S]. The two-dimensional systolic network of 
hexagonally connected processors shown in Fig. 1 
has been proposed by Kung and Leiserson C71 for 
the multiplication of band matrices. The original 
systolic algorithm proposed by Kung and Leiser- 
son was refined by Huang and Abraham in [5] to 
minimize turnaround time and maximize proces- 
sor utilization. However, the increase in the per- 
formance obtained by the Huang-Abraham sys- 
tolic algorithm is achieved by trading off the 
relaxed I/O bandwidth of the Kung-Leiserson 
algorithm. Thus, the Kung-Leiserson systolic al- 
gorithm is best suited for the multiplication of 
wide-banded matrices, whcrcas the Huang- 
Abraham algorithm is best suited for narrow- 
banded matrices which require fewer data trans- 
fers from the host computer [2]. In [5] a design 
technique for an error detecting hexagonal array 
is also given that is based on encoding the input 
matrices and checking the encoded output ma- 
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